Skip to content
#

virtuoso

Here are 55 public repositories matching this topic...

This repository contains all major projects completed as part of the EECS 4612: Digital VLSI Design course at York University. The projects showcase the complete ASIC design flow — from RTL design to GDSII layout — using industry-grade tools like Cadence Genus, Innovus, and Virtuoso.

  • Updated Jul 12, 2025
  • Verilog

Improve this page

Add a description, image, and links to the virtuoso topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the virtuoso topic, visit your repo's landing page and select "manage topics."

Learn more