CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
-
Updated
May 26, 2025 - SystemVerilog
#
riscv32imfc
Here are 2 public repositories matching this topic...
c fpga cpp eclipse gcc riscv debug verilog systemverilog interrupts vlsi openocd cadence riscv32 bitmanipulation riscv32imfc tsmc innovus 65nm
-
Updated
Oct 13, 2025 - Verilog
Improve this page
Add a description, image, and links to the riscv32imfc topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the riscv32imfc topic, visit your repo's landing page and select "manage topics."