Skip to content
View shiyi1234's full-sized avatar

Block or report shiyi1234

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. pcie5_phy pcie5_phy Public

    Forked from mgtm98/pcie5_phy

    PCIE 5.0 Graduation project (Verification Team) under supervision of Mentor Graphics

    Verilog

  2. PCIe-Controller PCIe-Controller Public

    Forked from jomonkjoy/PCIe-Controller

    PCI Express ® Base Specification Revision 3.0

    SystemVerilog

  3. pcie_x2 pcie_x2 Public

    Forked from xiesicong/pcie_x2

    fpga PCIE测速,采用riffa架构

    Verilog

  4. fpga_video_pcie_ethernet_soc fpga_video_pcie_ethernet_soc Public

    Forked from walker99999/fpga_video_pcie_ethernet_soc

    两路摄像头,pcie上位机传输

    Verilog

  5. Open-USB2.0-Device-Controller Open-USB2.0-Device-Controller Public

    Forked from Zeba-Xie/Open-USB2.0-Device-Controller

    USB2.0 Device Controller IP Core

    Verilog

  6. DDR4MemoryController DDR4MemoryController Public

    Forked from ananthbhat94/DDR4MemoryController

    HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.

    SystemVerilog