基于FPGA的图像处理模块（出自于crazybingo）（将里面的Intel的shift_RAM以及altsqrt的IP核换为Verilog来实现，方便实现跨平台移植）
含有图像的仿真模块
文件结构基于vscode下FPGA_Develop_Support插件
forked from Nitcloud/Image_sim
-
Notifications
You must be signed in to change notification settings - Fork 0
sdfrfegr/Image_sim
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- Verilog 80.4%
- C 7.3%
- Tcl 4.7%
- HTML 3.6%
- Batchfile 2.8%
- Makefile 0.9%
- Pascal 0.3%