Skip to content
View justinsim02's full-sized avatar
🌴
On vacation
🌴
On vacation

Block or report justinsim02

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. About-Me About-Me Public

    1

  2. Pipelined-ARM-CPU Pipelined-ARM-CPU Public

    5-Cycle Pipelined ARM CPU

    SystemVerilog 1

  3. UVM-Examples UVM-Examples Public

    SystemVerilog for Verification Spear 2016

    SystemVerilog 1

  4. 4-Layer-Planar-Waveguide-Model-in-MATLAB 4-Layer-Planar-Waveguide-Model-in-MATLAB Public

    a MATLAB program to automatically determine the effective index of 4-layer planar waveguide

    MATLAB

  5. Running-Mean-FIR-Filter Running-Mean-FIR-Filter Public

    Written in SystemVerilog/Verilog for Terasic DE1_Soc

    Verilog 2

  6. Image-Decomposition-FFT-IFFT-with-Python Image-Decomposition-FFT-IFFT-with-Python Public

    UW NOISE 2-Dimensional Fourier Transforms and sinusoidal gratings

    Python 1