Verilog: format struct expressions #1492

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Open

kroening wants to merge 1 commit into main from expr2verilog-struct

Collaborator

kroening commented Dec 16, 2025

This adds a Verilog formatter for struct constructor expressions.


          Verilog: format struct expressions

90aefcc

This adds a Verilog formatter for struct constructor expressions.

kroening added the Verilog label

kroening marked this pull request as ready for review

December 16, 2025 03:58

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels