This project hosts related projects and OSS tools, consists of,
rasocpackage,import rasoc as ra,rasoc-hw, provides stable PL.xsaplatform,rasoc-fw, PS firmware.
Popular repositories Loading
-
FPGA-Adaptive-Beamforming-and-Radar-Examples
FPGA-Adaptive-Beamforming-and-Radar-Examples PublicForked from mathworks/FPGA-Adaptive-Beamforming-and-Radar-Examples
This repository contains FPGA/HDL demonstrations several beamforming and radar designs. Simulink models and MATLAB reference code are provided to showcase high-level simulation and HDL designs of v…
MATLAB 1
-
pychirpz
pychirpz PublicForked from thejonaslab/pychirpz
Python and C++ implementation of the Chirp-Z transform
Python 1
-
DRFM
DRFM PublicForked from mesarcik/DRFM
Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"
Verilog 1
-
openofdm
openofdm PublicForked from open-sdr/openofdm
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
Verilog 1
-
embeddedsw
embeddedsw PublicForked from Xilinx/embeddedsw
Xilinx Embedded Software (embeddedsw) Development (FMMU branch)
HTML
-
INT_FP_MAC
INT_FP_MAC PublicForked from erihsu/INT_FP_MAC
INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.
Verilog
Repositories
Showing 10 of 29 repositories
- .github Public
allincomm/.github’s past year of commit activity - fpga-drive-aximm-pcie Public Forked from fpgadeveloper/fpga-drive-aximm-pcie
Example designs for FPGA Drive FMC
allincomm/fpga-drive-aximm-pcie’s past year of commit activity - FPGA-Adaptive-Beamforming-and-Radar-Examples Public Forked from mathworks/FPGA-Adaptive-Beamforming-and-Radar-Examples
This repository contains FPGA/HDL demonstrations several beamforming and radar designs. Simulink models and MATLAB reference code are provided to showcase high-level simulation and HDL designs of various radar and array processing algorithms.
allincomm/FPGA-Adaptive-Beamforming-and-Radar-Examples’s past year of commit activity - rfsoc_frequency_planner Public Forked from strath-sdr/rfsoc_frequency_planner
An RFSoC Frequency Planner developed using Python.
allincomm/rfsoc_frequency_planner’s past year of commit activity - openofdm Public Forked from open-sdr/openofdm
Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
allincomm/openofdm’s past year of commit activity - blue-ethernet Public Forked from wengwz/blue-ethernet
High-performance Ethernet components for FPGA implementation
allincomm/blue-ethernet’s past year of commit activity - 100G-fpga-network-stack-core Public Forked from hpcn-uam/100G-fpga-network-stack-core
This repo contains the Limago code
allincomm/100G-fpga-network-stack-core’s past year of commit activity - xup_vitis_network_example Public Forked from Xilinx/xup_vitis_network_example
VNx: Vitis Network Examples
allincomm/xup_vitis_network_example’s past year of commit activity - rfsoc_qsfp_offload Public Forked from strath-sdr/rfsoc_qsfp_offload
RFSoC QSFP Data Offload Design with GNU Radio
allincomm/rfsoc_qsfp_offload’s past year of commit activity