Skip to content

TShapinsky/FinalProject

 
 

Repository files navigation

TIS-100 CPU in verilog

This is an implementation of the TIS-100 cpu from the game of the same name. Information about the functions of this machine can be found in our ISA

Running

To run rebuild all verilog and asm files and run all the tests as well as the demo use make test

About

CompArch final project

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 84.9%
  • Python 11.1%
  • Assembly 2.3%
  • Makefile 1.7%