Skip to content
View THIRU-1074's full-sized avatar
🎯
Focusing ........! 🚀Committing........!
🎯
Focusing ........! 🚀Committing........!
1 follower · 10 following

Highlights

  • Pro

Block or report THIRU-1074

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
THIRU-1074/README.md

👋 Hi, I'm Thirumurugan

🎓 Final-year Electronics & Communication Engineering Student at VIT Chennai
🛠️ Passionate about building Innovative Software Products.
📍 Chennai, India

GitHub LinkedIn LeetCode Gmail

💻 Technical Skills

🧑‍💻 Languages

C C++ Java Python JavaScript

🌐 Web Development

HTML CSS React Node.js Express.js Tailwind CSS

🗃️ Databases

MongoDB SQLite SQL

☁️ Deployment & DevOps

Git GitHub Apache Maven CI/CD Firebase AWS Microsoft Azure

🔧 Others

IoT Linux Network Protocols Low-Level Programming

🧠 Experience

📌 Intern — Centre for Cyber Physical Systems, VIT Chennai (May 2025 – July 2025)

  • Engineered an assistive mobility system for the visually impaired using terrain awareness and real-time navigation.
  • Filed a patent based on the novel wearable edge system.
  • Tech: AI Pipelines, Sensor Fusion, Edge Deployment, Real-Time Systems, IoT, Transformers

📊 LeetCode Dashboard

 

 

📊 GitHub Stats

 

 

 

 

 

Pinned Loading

  1. custom-Http-Server custom-Http-Server Public

    HTML

  2. chessGameEngine chessGameEngine Public

    Java

  3. RestBolt RestBolt Public

    REST API Testing Site

    JavaScript

  4. URBAN_BUS_TRANSPORT_MANAGEMENT URBAN_BUS_TRANSPORT_MANAGEMENT Public

    JavaScript

  5. 32-BIT-ALU-USING-VERILOG-HDL 32-BIT-ALU-USING-VERILOG-HDL Public

    The repository is a Digital System and Design project which focuses on 32-bit Arithmetic Logic Unit where various arithmetic operation could be performed with specific opcode.

    Verilog

  6. Packet-Loss-and-Network-Congestion-Analysis Packet-Loss-and-Network-Congestion-Analysis Public

    The process involves clear methodology of Packet Capturing , Filtering and Analysis of Network Performance with python script

    Python