Ph.D. @uf, majors in hardware security, formal verification, ASIC, computer architecture, and embedded system.
-
University of Florida
- Gainesville
- @ruochen20
Popular repositories Loading
-
EEE5716_Intro_to_hardware_securityRing-Oscillator-PUF-design-and-optimization-for-FPGA
EEE5716_Intro_to_hardware_securityRing-Oscillator-PUF-design-and-optimization-for-FPGA PublicIn this paper, a series of Ring Oscillators has been wired in different ways to form Ring Oscillator PUFs to find out the RO PUF which has a better quality. Thus, three different routing methods ar…
-
EEE6323_AVLSI_32_Bit_Mips
EEE6323_AVLSI_32_Bit_Mips PublicThis project implements a 32-bit MIPS processor with forwarding and hazard detection module
Verilog
-
EEL5721_Reconfigurable_Computing_1D_Time_Domain_Convolution
EEL5721_Reconfigurable_Computing_1D_Time_Domain_Convolution PublicIn this report, we implement an accelerated convolution calculator based on Xilinx Zynq. We divide whole process into 4 key steps(DRAM read/write Interface, Convolution Pipeline, Smart Buffer and K…
VHDL
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.