A simple two stage risc-v cpu core
forked from UCASHurui/SimpleCore
-
Notifications
You must be signed in to change notification settings - Fork 0
A simple two stage risc-v cpu core
License
Fu-Zhou-2019/SimpleCore
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
A simple two stage risc-v cpu core
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- Verilog 99.3%
- Python 0.7%