Skip to content
View EIDOSDATA's full-sized avatar

Block or report EIDOSDATA

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
EIDOSDATA/README.md

Hello World! This is EIDOS!πŸ‘‹

I’m currently learning FPGA & Rust

My Interest πŸ˜„

  • Verilog, VHDL
  • VNS(*vagus nerve stimulation) Logic
  • RF, BLE, Circuit, Rust

Popular repositories Loading

  1. MAX_V_CPLD MAX_V_CPLD Public

    VHDL 1

  2. 320-240_LCD_RA8835 320-240_LCD_RA8835 Public

    320*240_LCD_RA8835

    C 1

  3. tutorial-git tutorial-git Public

    Forked from KennethanCeyer/tutorial-git

    πŸ“˜ μ–΄λ–»κ²Œ 깃을 μ‚¬μš©ν•˜λŠ”μ§€ λΉ λ₯΄κ²Œ μ•Œμ•„λ΄…μ‹œλ‹€. (Quick learn How to use Git.)

  4. ArtyZ7_FPGA_Hello-World ArtyZ7_FPGA_Hello-World Public

    xilinx, intel fpga test code

    HTML

  5. STM32F446RE_PROFET2_Shield STM32F446RE_PROFET2_Shield Public

    PROFET2 Shield Code to STM32 Cube IDE

    C++

  6. C-Mod-C2 C-Mod-C2 Public

    C-Mod C2 Test Code

    HTML