lowRISC / opentitan
OpenTitan: Open source silicon root of trust
See what the GitHub community is most excited about today.
OpenTitan: Open source silicon root of trust
HW Design Collateral for Caliptra RoT IP
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
Verilator open-source SystemVerilog simulator and lint system
HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.
RSD: RISC-V Out-of-Order Superscalar Processor
Official repository of the AWS EC2 FPGA Hardware and Software Development Kit
RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
[UNRELEASED] FP div/sqrt unit for transprecision
VeeR EL2 Core
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
RISC-V Debug Support for our PULP RISC-V Cores
Simple single-port AXI memory interface
Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous platforms.